

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
15 May 2003 (15.05.2003)

PCT

(10) International Publication Number
WO 03/040916 A1

(51) International Patent Classification⁷: **G06F 9/38**

(21) International Application Number: PCT/US02/34290

(22) International Filing Date: 25 October 2002 (25.10.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/992,881 5 November 2001 (05.11.2001) US

(71) Applicant: **INTEL CORPORATION** [US/US]; 2200
Mission College Boulevard, Santa Clara, CA 95052 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:


— with international search report

(72) Inventor: **WILKERSON, Christopher**; 2380 NW
Northrup, Portland, OR 97120 (US).

(74) Agent: **MALLIE, Michael, J.**; Blakely, Sokoloff, Taylor
& Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SYSTEM AND METHOD TO REDUCE EXECUTION OF INSTRUCTIONS INVOLVING UNRELIABLE DATA IN A SPECULATIVE PROCESSOR



(57) Abstract: System and method to reduce execution of instructions involving unreliable data in a speculative processor. A method comprises identifying scratch values generated during speculative execution of a processor, and setting at least one tag associated with at least one data area of the processor to indicate that the data area holds a scratch value. Such data areas include registers, predicates, flags, and the like. Instructions may also be similarly tagged. The method may be executed by an execution engine in a computer processor.

WO 03/040916 A1

**SYSTEM AND METHOD TO REDUCE EXECUTION
OF INSTRUCTIONS INVOLVING UNRELIABLE
DATA IN A SPECULATIVE PROCESSOR**

5

BACKGROUND

Field of the Invention

[0001] This invention relates to computer processor architecture, and more particularly to a system and method for marking registers during speculative execution to distinguish between usable data and unusable data.

10

Background

[0002] Historically, computer processors executed instructions one at a time in the order presented to the processor. As processors have advanced, the concepts of pipelining, looking ahead, out of order processing, and speculative execution have been incorporated in many of the more popular computer processors, including those used in personal computers. These techniques allow a computer processor to execute independent instructions while waiting for other high latency instructions to produce their result. The ability to continue to execute instructions and use execution resources while waiting for a high latency instruction is important in achieving high performance in current day processors. Although advancements in processor design have drastically improved the latency for typical processor instructions, the latency of instructions that must access memory have improved only slightly. For example, in some current day processors it may take 1000 times longer for the processor to execute a "load" involving a cache miss when compared to the time needed to process and "add". This is because the cache miss requires the processor to retrieve needed data from memory to complete executing the load instruction.

[0003] As such, when implementing the performance increasing techniques mentioned above, when a cache miss occurs, the processor has a lot of time within which to do work. Some of the speculative execution performed by the processor creates data that is not accurate and must be deleted as useless. In this way, the processor may speculatively execute many instructions needlessly. For example, scratch mode execution may allow for execution based on branch predictions by allowing the processor to speculatively execute instructions following a cache miss. However, in many circumstances, the execution continues based on invalid data contained in the destination register of the load that missed the cache.

30 [0004] Invalid data produced by a cache miss may be propagated through multiple levels of instructions that are ultimately dependent on the invalid data. As such, the invalid data renders the results of these instructions or sequences of instructions generally useless. Therefore, execution of instructions that consume values resulting from cache misses may negatively impact the benefits achieved through speculative execution. Loads depending on invalid data offer no prefetching benefit and can cause translation look-aside buffer and/or cache pollution. In addition, branches depending on invalid data are

often resolved incorrectly, steering scratch mode execution off of the branch path indicated by the branch predictor and/or rendering the results useless.

BRIEF DESCRIPTION OF THE DRAWINGS

5 [0005] Additional advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings, in which:

[0006] Figure 1A illustrates a hardware environment in which the systems and methods described herein may be implemented.

[0007] Figure 1B illustrates some of the internal components of an embodiment of a processor having SVal tags according to the systems and methods described herein.

10 [0008] Figure 2A illustrates an embodiment of a processor having SVal tags according to the systems and methods described herein and conforming to the Intel IA-32 architecture.

[0009] Figure 2B illustrates an embodiment of a processor having SVal tags according to the systems and methods described herein and conforming to the Intel IA-64 architecture.

15 [0010] Figure 3 illustrates a general flow of actions taken when processing an instruction and its operands according to an embodiment of a method described herein.

[0011] Figure 4 illustrates, a flow of actions taken when processing instructions in a speculative processor according to an embodiment of a method described herein.

[0012] Figure 5 illustrates a state machine according to one embodiment of the systems and methods described herein.

20

DETAILED DESCRIPTION

[0013] A system and method are provided for distinguishing between usable, reliable values and unusable, unreliable values generated during speculative execution of a computer processor. Such speculative execution includes, for example, pipelining, looking ahead, out of order processing, and scratch mode execution. In one embodiment, a processor is enabled to selectively quash instructions and branches involving data derived from a cache miss. The results are that power consumption of the processor is reduced, execution resources of the processor are conserved, and throughput of the processor is increased.

In one embodiment, a tag in the form of a single bit is added to each data storage area with a processor, including registers, predicates, flags, etc. to provide a cost efficient way to increase performance and reduce power consumption.

[0014] In some processors, out-of-order (OOO) execution is achieved by buffering speculative instructions in a re-order buffer (ROB) until the instructions become non-speculative. That is, until the data involved in the instruction, whether source or destination, is available or accessible. When instructions become non-speculative, they can be executed and retired. Since instructions can only be retired once they become non-speculative, they may be buffered in the ROB for hundreds of clock cycles before they are finally executed and retired. Since each new instruction must be allocated a ROB entry before it can be executed, from hundreds to thousands of ROB entries may be required to allow the processor to continue to progress while waiting for a high latency instruction to complete.

[0015] Scratch Mode Execution (SME) is a form of speculative execution that allows the processor to tolerate the latency of high latency instructions without requiring hundreds of ROB entries to make forward progress. Like today's out-of-order (OOO) execution processors, SME deals with high latency instructions by continuing the execution of independent instructions without waiting for the correct results of high latency instructions. Unlike OOO execution, SME does not buffer speculative instructions. Instead, SME executes speculative instructions and only preserves the result until the register is overwritten by another instruction. Since SME does none of the bookkeeping to ensure that the speculatively executed instructions can be retired, all speculatively executed instructions must be discarded and re-executed by the processor. However, since many high latency instructions (e.g., loads and branches) have side effects such as cache allocations and updates of the branch predictor, the latency of these of instructions is often reduced significantly by re-execution.

[0016] Throughout the discussion herein, invalid data produced by a cache miss and all data values produced by instructions and data dependent on the invalid data are referred to as scratch values (SVals). Other data values not deriving from SVals are referred to as reliable values (RVals). In general, the execution of instructions dependent on SVals is ineffective and may be counter-productive. One study has shown that forty percent of all instructions executed during scratch mode are dependent on SVals and can be ignored completely. The methods described herein involve handling the instructions dependent on SVals and the instructions dependent on RVals differently. In one embodiment, significant performance gains are provided by preventing SVal loads from accessing the cache and by allowing the branch predictor to override branch resolutions based on SVals.

[0017] Figure 1A illustrates a hardware environment in which the systems and methods described herein may be implemented. In one embodiment, the methods described herein may be implemented on computing device 100. Computing device 100 may be a personal computer, server, personal digital assistant (PDA), computer tablet, set-top box, game console, cellular telephone workstation, or other computing device. Computing device 100 includes processor 110, memory 112, storage device 114, and other devices all of which are coupled to bus 118. For simplicity, only one bus is depicted as discussed herein, even though multiple buses may be included in computing device 100, including, for example, data buses, instruction buses, peripheral buses such as peripheral component interconnect (PCI) and accelerated graphics port (AGP), etc.

[0018] Generally, when a processor executes a software program, it may be retrieved from storage device 114. When processor 110 executes a particular software program, and data and/or instructions are not readily available to the processor in a cache memory within the processor, the processor may block and wait for the instructions and/or data to be loaded from an off-chip source such as, for example, the storage device and the main memory. In view of the speed of current processors, the processor will have much wasted time if it were to wait for the instruction and/or data to be retrieved from the storage device or the memory. This wasted time is due to bus latency and the latency inherent in reading information from a comparatively slow device. (The bus speed, memory speed and storage device speed are each much slower than the speed of the processor.) Such latency may be thousands of clock cycles.

10 [0019] It is well known that various techniques, including looking ahead, pipelining, out of order processing, scratch mode execution, and speculative execution allow a processor to proceed while waiting for the data to be recovered from the memory or the storage device. All of these techniques will generally be referred to as speculative processing herein. When processor 110 speculatively executes instructions while waiting for data to be loaded or otherwise retrieved from memory 112 and storage device 114, various data values are processed, branches taken, and other execution conducted based on unreliable SVal. To alleviate the wasted execution of instructions based on or otherwise involving SVal, according to the methods described herein, an SVal tag is added to each of the registers, flags, predicates, and other data locations within a processor, such as processor 110.

[0020] In one embodiment, each data storage location in a processor may be augmented with an SVal tag in the form of a single bit. In this embodiment, each register, predicate, flag, etc. may have an additional bit appended called an SVal tag bit. If the SVal tag bit is set to one (1), for example, the associated data is a scratch value or SVal. If the bit is set at zero (0), the marked/associated data is a reliable value or RVal. It is to be appreciated that in another embodiment, SVal tag bit values can alternatively be set to opposite values consistently such that a bit value of one (1) indicates a reliable value and a bit value of zero (0) indicates a scratch value. In one embodiment, predicates and flags may also have similar associated SVal tags. In one embodiment, when an instruction with a scratch value operand writes to either a predicate or a flag, the SVal tag associated with the flag or predicate is set to one (1). When a branch is resolved using the flag or predicate with the SVal tag, the computed result of the branch is ignored and the direction of the branch is determined by the branch prediction unit. In addition, instructions may also be augmented with an SVal tag in the form of a single bit referred to as an SVal tag bit. In this embodiment, if the SVal bit is set to one (1), the associated instruction produces a scratch value; and if the SVal bit is set to zero (0), the associated instruction produces a reliable value. In other embodiments, the SVal tags associated with each register, predicate, flag, instruction, etc. may have a size of two or more bits.

[0021] Figure 1B illustrates some of the internal components of an embodiment of a processor having SVal tags according to the systems and methods described herein. In one embodiment, processor 110 may include various registers 130, each of which include register data 132 and register SVal tags 134. Whenever an instruction based on an SVal creates data to be written to a register, that register's SVal tag

will be set to, for example, one (1). In various embodiments, an SVal tag may be a single bit, two bits, or a larger entity. It will be appreciated that the smaller the number of bits allocated to the SVal, the more efficient a resulting processor will be as less space on the processor's die will be needed to support SVal tags. Processor 110 may also include flags 140 in which a plurality of flag data 141 is augmented by a plurality of flag SVal tags 142 corresponding to each of the flags in flag data 141. Similarly, predicates 144 include predicate data 145 and corresponding SVal tags 146. In addition, processor 110 includes well known components such as predicate prediction unit 148, branch prediction unit (BPU) 150, translation look aside buffer (TLB) 152, execution units 154, on-chip cache 156, and re-order buffer 158. Execution units 152 may be adders, floating-point multiplier accumulators, and other execution units, appearing singularly or in multiples. Processor 110 may include other well known components and multiple instances of shown components which are not shown to avoid obscuring the details of the invention described herein. For example, the processor may have two or more on chip memory caches.

[0022] To take advantage of the addition of SVal tags within a processor, a processor's internal execution engine 160 may be written to implement the methods described herein. The execution engine may be embodied in a processor as hardware components that contain hardwired logic, or by any combination of programmed computer components and custom hardware components. In another embodiment, the execution engine may be stored as instructions or micro-code in a machine readable form on a machine readable medium and then transferred to processor 110. A machine-readable medium includes, Read-Only Memory (ROM) devices, Random Access Memory (RAM) devices, Erasable Programmable Read-Only Memory (EPROM) devices, Electrically Erasable Read-Only Memory (EEPROM) devices, magnetic disk storage media such as hard disk drives, optical storage media such as Compact Disc Read-Only Memory (CD-ROM), flash memory devices, etc which may be coupled locally or accessible remotely and available via electrical, optical, acoustical or other form of propagated signals (*e.g.*, carrier waves, infrared signals, digital signals, etc.), and any other type of machine readable medium suitable for storing instructions, micro-code, etc.

[0023] Figure 2A illustrates an embodiment of a processor having SVal tags according to the systems and methods described herein and conforming to the Intel IA-32 architecture. In one embodiment, SVal tags may augment the registers, flags, and other pertinent data storage areas within processors conforming to the 32 bit Intel architecture known as IA-32. For further information regarding the IA-32 architecture see IA-32 Intel Architecture Software Developer's Manual, Rev. 2 (February 2001). In one embodiment, processor 200 may include general purpose registers 210 augmented by corresponding general purpose register SVals 212. In addition, segment registers 214 may be augmented by segment register SVal tags 216. Further, E Flags 220 may be augmented by E Flag SVal tags 222. As shown in processor 200, each of the SVal tags corresponding to each of the registers and each of the flags may be a single bit. In other embodiments, the SVal tags may be two bits, or larger.

[0024] Figure 2B illustrates an embodiment of a processor having SVal tags according to the systems and methods described herein and conforming to the Intel IA-64 architecture. In one embodiment,

SVal tags may be added to each of the pertinent registers, including floating-point, branch, data and general purpose registers, predicates, flags, and other internal data repositories within a processor conforming to Intel's 64 bit architecture known as IA-64. For more information regarding the IA-64 architecture see Intel IA-64 Architecture Software Developer's Manual, Rev. 1.1 (July 2000) available from Intel Corporation of Santa Clara, California. In this embodiment, general registers 262 may be augmented by general register SVal tags 264, floating-point registers 266 may be augmented by floating-point SVal tags 268, predicates 270 may be augmented by predicate SVal tags 272, branch registers 274 may be augmented by branch register SVal tags 276, and application registers 280 may be augmented by application register SVal tags 282. As shown in processor 260, each of the SVal tags may be one bit. In other embodiments, the SVal tags may be two bits or more than two bits in size.

[0025] Figure 3 illustrates a general flow of actions taken when processing an instruction and its operands according to an embodiment of a method described herein. This flow of actions may be achieved by a processor, and, more specifically, the execution engine within a processor. A current instruction is obtained, as shown in block 310. In one embodiment, when a new instruction is fetched into the pipeline, the instruction's SVal tag is initially set to zero (0). The operands of the instruction are then examined for the presence of SVals, as shown in block 320. When the instruction's operands are known, the SVal tag of the instruction is set according to the SVal tag value of its operands. If none of the SVal tags of the instruction's operands are set to one (1), the instruction's SVal tag retains its initial value of zero (0). If at least one operand of the current instruction is an SVal, then the SVal tag is propagated to the destination, as shown in block 324, such that the SVal tag of the destination is set to one (1). If the SVal tag of at least one of the instruction's operands is an SVal, that is it is set to one (1), the SVal tag associated with the instruction is set to one (1), as shown in block 330. Execution of the instruction is bypassed if at least one operand of the instruction has an SVal set to one, as shown in block 340. A check may be made to determine whether the instruction has been bypassed, as shown in block 350. If the instruction has not been bypassed, the instruction is executed, as shown in block 360. If the execution of the instruction has been bypassed, the next instruction is obtained, as shown in block 370, and the flow of actions continues at block 320. Similarly, after the current instruction is executed, as shown in block 360, the next instruction is obtained, as shown in block 370, and the flow of actions continues at block 320. When an instruction executes, the instruction's SVal tag value is copied to the destination register(s).

[0026] When an instruction is a load and it misses the cache, its destination register SVal tag is set to one (1). When an instruction is a load and it hits the cache but the SVal tag of one of its source operands is set to one (1), the SVal tag of its destination register is set to one (1). The SVal tag of an instruction with immediately available operands is set to zero (0). In one embodiment, if a store buffer is utilized during speculative execution, the SVal tag may be propagated through the store buffer. In this embodiment, the store buffer may be augmented with an SVal tag in the form of a bit. When a store instruction writes to the store buffer, the instruction's SVal tag is propagated to the store buffer. When a load instruction reads from the store buffer, the SVal tag found in the store buffer entry is copied along with the data retrieved from the store buffer. In one embodiment, store instructions are sorted into two classes

before being permitted to write to the store buffer. The first class of store instructions includes store instructions whose address generation register operands are scratch values. The second class of store instructions includes store instructions marked as scratch values whose address generation register operands are not scratch values. As to the first class, because the destination address is not known, the SVal tag is not propagated. As to the second class, because the destination address is known, the SVal tag is propagated to the store buffer. Loads are treated normally.

[0027] Figure 4 illustrates a flow of actions taken when processing instructions in a speculative processor according to an embodiment of a method described herein. An instruction's SVal tag affects the way the instruction is handled in the pipeline and by a scheduler in a speculative processor. Instructions are handled differently depending on whether the SVal tag is set to zero (0) or another value. In one embodiment, a hardware designer may choose whether to propagate the SVal tag. In another embodiment, the SVal tag is not propagated unless it is highly likely that the propagated value is unreliable. In one embodiment, after an instruction is obtained, as shown in block 410, a check is made to determine whether the SVal tag for the instruction is set to one (1), as shown in block 412. If the SVal tag of an instruction is not set to one (1), that is, it is zero (0), the instruction is processed normally, as shown in block 414. Otherwise, the flow of actions proceeds based on the kind of instruction, as shown in block 420. If the instruction is a load instruction, as shown in block 430, the instruction is quashed and the SVal tag is propagated to the destination, as shown in block 432.

[0028] If the instruction is a store, as shown in block 440, the destination address is checked to determine if it is an SVal, as shown in block 442. If the destination address is an SVal, the instruction (that is, the store) is quashed. If the store value (i.e., data) is derived from an SVal, the SVal tag is propagated to the destination, as shown in block 446. If neither the address nor the value are SVals, the store is executed normally. In one embodiment, if the instruction is an arithmetic operation, as shown in block 480, it is quashed and the SVal tag is not propagated to the destination, as shown in block 482.

[0029] If the instruction is a direct branch, as shown in block 460, if the flag or register that the direct branch depends on is an SVal, the branch target is used but the direction of the branch is derived from the branch predictor, as shown in block 462. That is, the flag or predicate that the branch depends on is written with the value derived from the branch predictor. Similarly, flags and predicates that represent the complement of the flag or predicate that the branch depends on are written with the complement of the value derived from the branch predictor. For example, a "branch if not equal" (BNE) predicate taken can result in the not equal flag or condition to be set to true, and false can be written to the equal flag or predicate. When the flag or predicate value is derived from the branch predictor, the SVal tag on the flag or predicate is cleared and future branches are deferred to the branch predictor. If the instruction is an indirect branch, as shown in block 450, the branch target is obtained from the branch prediction unit, as shown in block 452.

[0030] If the instruction is a conditional, as shown in block 470, the predicates and flags associated with the instruction are resolved by deferring to the branch prediction unit. However, when a

predicate or flag is unknown, the destination of the conditional move and predicate instruction are marked as SVal. That is, a check is made to determine if the pertinent predicates and flags are known, as shown in block 472. If they are not known, the destination SVal is set to one (1), as shown in block 474. If the predicates are known, the values are nonetheless deferred to the predicate predictor and/or to the branch predictor, as shown in block 476. In this way, a path based on questionably reliable predicates is precluded, and a more reliable path selection based on the predicate predictor and/or the branch predictor is used. In one embodiment, predicates and conditionals may be treated in a manner similar to source operands such that if the predicate or conditional has an SVal tag that is set to one (1), the SVal tag is propagated to the destination.

- 10 **[0031]** In one embodiment, rather than using marking data and instructions solely as SVal and RVal, additional markings may be used. In one embodiment, a predicted value or PVal may be added such that an SVal tag having a value of zero (0) is an RVal, an SVal tag having a value of one (1) is an SVal, and an SVal tag having a value of two (2) is a PVal. In this way, a value prediction or a lossy representation of the correct data value to approximate the correct value may be utilized in place of a scratch value. In this
- 15 embodiment, execution of PVal tagged instructions may be completed with the predicted value. In this way, a processor may make intelligent choices as to how to proceed based on internal algorithms, logic, schemes and other techniques, both well-known and/or proprietary.

- [0032]** Figure 5 illustrates a state machine according to an embodiment of the systems and methods described herein. In one embodiment, a processor may implement the instruction tagging discussed
- 20 above in accordance with a state machine. After a branch predictor 510 chooses which instruction 511 to next execute, the instruction is decoded, as shown in block 512. The registers 516 containing data required by the instruction and associated SVal tags 518 are then read, as shown in block 514. If the registers have SVal tags that indicate the data in the associated register is a scratch value or unreliable value, the SVal tag is propagated to the SVal tag of any destination of the current instruction, as shown via path 522. The SVal
- 25 tag may also be propagated through predicates, flags, etc. as discussed above. In addition, the SVal tag is propagated to the instruction itself.

- [0033]** If at least one of the operands to a current instruction is an SVal as indicated by SVal tags, as shown via path 524, the current instruction is specially executed according to SVal execution policies, as shown in block 530. That is, the execution of the instruction is most often quashed. If the operand registers
- 30 indicate by SVal tags that the operands are RVal, the execution of the instruction proceeds, as shown in block 532. If during execution of the instruction in block 532 a branch must be taken and the branch is derived from an SVal, a branch mispredict signal 534 is communicated to the branch predictor. Upon execution of an instruction, the results of the instruction may be written back to registers 516 via a register writeback unit, as shown in block 540.

- 35 **[0034]** In the foregoing specification, the invention has been described with reference to specific embodiments thereof. It will be evident that various modifications and changes can be made thereto without

departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

CLAIMS

What is claimed is:

1. A method comprising:
identifying scratch values generated during speculative execution of a processor; and
5 setting at least one tag associated with at least one data area of the processor to indicate that the data area holds a scratch value.
2. The method of claim 1 wherein setting comprises setting the tag of a register when an instruction having the register as a destination results in a cache miss.
3. The method of claim 1 further comprising:
10 bypassing execution of those instructions of a plurality of instructions having at least one operand with an associated tag that indicates that the operand is a scratch value.
4. The method of claim 1 further comprising:
bypassing execution of an arithmetic instruction having as at least one operand a register
with an associated tag indicating that the register contains data that is a scratch value; and
15 bypassing execution of a store instruction involving a value derived from the register having an associated tag indicating that the register contains data that is a scratch value.
5. The method of claim 1 further comprising:
utilizing a branch predictor to override computed branch results produced by branch
instructions based on data having a tag that indicates the data is a scratch value.
- 20 6. The method of claim 1 further comprising:
marking each instruction in a pipeline with a tag to indicate if the instruction involves a scratch value.
7. The method of claim 1 further comprising:
propagating the tag through a store buffer if an address generation register does not
25 indicate that the address generation register holds a scratch value.
8. A processor comprising:
a plurality of registers having a corresponding plurality of register tags to indicate whether
the data stored in the register holds a scratch value;
a plurality of flags having a corresponding plurality of flag tags to indicate whether the
30 data reflected by the flag is based on a scratch value; and
a plurality of predicates having a corresponding plurality of predicate tags to indicate
whether the data reflected by the predicate is based on a scratch value.

9. The processor of claim 8 having an instruction set including a plurality of instructions, each instruction augmented by an instruction tag to indicate whether the instruction involves a scratch value.
10. The processor of claim 9 wherein the register tags, flag tags, predicate tags, and instruction tags have a size of one bit.
- 5 11. The processor of claim 9 wherein the register tags, flag tags, predicate tags and instruction tags have a size of at least two bits.
12. A processor comprising:
- at least two arithmetic units;
 - a translation look aside buffer;
 - 10 a branch prediction unit; and
 - an execution engine having a plurality of instructions which when executed cause the processor to perform actions including:
 - identifying scratch values generated during speculative execution of a processor,
 - and
 - 15 setting at least one tag associated with at least one data area of the processor to indicate that the data area holds a scratch value.
13. The processor of claim 12 wherein setting comprises setting the tag of a register when an instruction having the register as a destination results in a cache miss.
14. The processor of claim 12 wherein the execution engine has further instructions which when
20 executed cause the processor to perform further actions comprising:
 - bypassing execution of those instructions of a plurality of instructions having at least one operand with an associated tag that indicates that the operand is a scratch value.
15. The processor of claim 12 wherein the execution engine has further instructions which when executed cause the processor to perform further actions comprising:
- 25 bypassing execution of an arithmetic instruction having as at least one operand a register with an associated tag indicating that the register contains data that is a scratch value; and
 - bypassing execution of a store instruction involving a value derived from the register having an associated tag indicating that the register contains data that is a scratch value.
16. The processor of claim 12 wherein the execution engine has further instructions which when
30 executed cause the processor to perform further actions comprising:
 - utilizing a branch predictor to override computed branch results produced by branch instructions based on data having a tag that indicates the data is a scratch value.
17. The processor of claim 12 wherein the execution engine has further instructions which when executed cause the processor to perform further actions comprising:

marking each instruction in a pipeline with a tag to indicate if the instruction involves a scratch value.

18. The processor of claim 12 wherein the execution engine has further instructions which when executed cause the processor to perform further actions comprising:

- 5 propagating the tag through a store buffer if an address generation register does not indicate that the address generation register holds a scratch value.

19. A system comprising:

a memory, a storage device, and a processor each coupled to a bus;

- 10 the processor including an execution engine having instructions which when executed by the processor cause the processor to perform actions including:

identifying scratch values generated during speculative execution of a processor;

and

setting at least one tag associated with at least one data area of the processor to indicate that the data area holds a scratch value.

- 15 20. The system of claim 19 wherein setting comprises setting the tag of a register when an instruction having the register as a destination results in a cache miss.

21. The system of claim 19 wherein the execution engine has further instructions which when executed cause the processor to perform further actions comprising:

- 20 bypassing execution of those instructions of a plurality of instructions having at least one operand with an associated tag that indicates that the operand is a scratch value.

22. The system of claim 19 wherein the execution engine has further instructions which when executed cause the processor to perform further actions comprising:

bypassing execution of an arithmetic instruction having as at least one operand a register with an associated tag indicating that the register contains data that is a scratch value; and

- 25 bypassing execution of a store instruction involving a value derived from the register having an associated tag indicating that the register contains data that is a scratch value.

23. The system of claim 19 wherein the execution engine has further instructions which when executed cause the processor to perform further actions comprising:


- 30 utilizing a branch predictor to override computed branch results produced by branch instructions based on data having a tag that indicates the data is a scratch value.

24. The system of claim 19 wherein the execution engine has further instructions which when executed cause the processor to perform further actions comprising:

marking each instruction in a pipeline with a tag to indicate if the instruction involves a scratch value.

25. The system of claim 19 wherein the execution engine has further instructions which when executed cause the processor to perform further actions comprising:
propagating the tag through a store buffer if an address generation register does not indicate that the address generation register holds a scratch value.
- 5 26. A machine readable medium having instructions stored thereon which when executed by a processor cause the processor to perform actions including:
identifying scratch values generated during speculative execution of a processor; and
setting at least one tag associated with at least one data area of the processor to indicate that the data area holds a scratch value.
- 10 27. The machine readable medium of claim 26 wherein setting comprises setting the tag of a register when an instruction having the register as a destination results in a cache miss.
28. The machine readable medium of claim 26 having further instructions which when executed cause the processor to perform further actions comprising:
bypassing execution of those instructions of a plurality of instructions having at least one
15 operand with an associated tag that indicates that the operand is a scratch value.
29. The machine readable medium of claim 26 having further instructions which when executed cause the processor to perform further actions comprising:
bypassing execution of an arithmetic instruction having as at least one operand a register with an associated tag indicating that the register contains data that is a scratch value; and
20 bypassing execution of a store instruction involving a value derived from the register having an associated tag indicating that the register contains data that is a scratch value.
30. The machine readable medium of claim 26 having further instructions which when executed cause the processor to perform further actions comprising:
utilizing a branch predictor to override computed branch results produced by branch
25 instructions based on data having a tag that indicates the data is a scratch value.

1/9

**FIG. 1A**

PROCESSOR 110




FIG. 1B




FIG. 2A




FIG. 2B-1

5/9




FIG. 2B-2

System Register Set




FIG. 2B-3

PROCESSOR
110

7/9




FIG. 3

8/9





FIG. 4

**FIG. 5**

INTERNATIONAL SEARCH REPORT

Application No

PCT/US 02/34290

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06F9/38

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	HUCK J ET AL: "INTRODUCING THE IA-64 ARCHITECTURE" IEEE MICRO, IEEE INC. NEW YORK, US, vol. 20, no. 5, September 2000 (2000-09), pages 12-23, XP000976142 ISSN: 0272-1732	1, 12, 19, 26
Y	the whole document	2-5, 13-16, 20-23, 27-30
Y	EP 1 058 186 A (IBM) 6 December 2000 (2000-12-06) the whole document	2-4, 13-15, 20-22, 27-29

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the International filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the International filing date but later than the priority date claimed

T later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

* & * document member of the same patent family

Date of the actual completion of the International search

7 February 2003

Date of mailing of the International search report

14/02/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Klocke, L

INTERNATIONAL SEARCH REPORT

Application No
FET/US 02/34290

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 832 293 A (GIBSON GARY A ET AL) 3 November 1998 (1998-11-03)	5,16,23, 30
A	the whole document	8,10
X	US 5 428 807 A (EMER JOEL S ET AL) 27 June 1995 (1995-06-27)	1,6,12, 17,19, 24,26
A	the whole document	6,9,17, 24
X	EP 1 026 582 A (SUN MICROSYSTEMS INC) 9 August 2000 (2000-08-09)	1,12,19, 26
A	the whole document	
A	EP 0 810 519 A (HEWLETT PACKARD CO) 3 December 1997 (1997-12-03)	8,10
A	the whole document	
A	EP 0 381 246 A (NIPPON ELECTRIC CO) 8 August 1990 (1990-08-08)	6,9,17, 24
A	the whole document	
A	WO 98 21684 A (INTEL CORP) 22 May 1998 (1998-05-22)	
	page 5, paragraph 2	
	page 14, paragraph 2 - paragraph 3	
A	ANDO H ET AL: "UNCONSTRAINED SPECULATIVE EXECUTION WITH PREDICATED STATE BUFFERING" COMPUTER ARCHITECTURE NEWS, ASSOCIATION FOR COMPUTING MACHINERY, NEW YORK, US, vol. 23, no. 2, 1 May 1995 (1995-05-01), pages 126-137, XP000525167 ISSN: 0163-5964	

INTERNATIONAL SEARCH REPORT

Information on patent family members

Application No

PCT/US 02/34290

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 1058186	A	06-12-2000	US 6490653 B1 EP 1058186 A2 SG 85185 A1	03-12-2002 06-12-2000 19-12-2001
US 5832293	A	03-11-1998	US 5708841 A US 5625837 A US 5487156 A US 5987588 A US 5797025 A DE 69032465 D1 DE 69032465 T2 EP 0432774 A2 JP 2000029699 A JP 3014773 B2 JP 4270421 A KR 9409098 B1 US 5592636 A US 5561776 A US 5627983 A	13-01-1998 29-04-1997 23-01-1996 16-11-1999 18-08-1998 13-08-1998 04-02-1999 19-06-1991 28-01-2000 28-02-2000 25-09-1992 29-09-1994 07-01-1997 01-10-1996 06-05-1997
US 5428807	A	27-06-1995	NONE	
EP 1026582	A	09-08-2000	US 2001056530 A1 EP 1026582 A2 JP 2000235491 A	27-12-2001 09-08-2000 29-08-2000
EP 0810519	A	03-12-1997	US 5748936 A EP 0810519 A2 JP 10069386 A	05-05-1998 03-12-1997 10-03-1998
EP 0381246	A	08-08-1990	DE 69031229 D1 DE 69031229 T2 EP 0381246 A2 JP 2306341 A US 5185869 A	18-09-1997 07-05-1998 08-08-1990 19-12-1990 09-02-1993
WO 9821684	A	22-05-1998	US 5966544 A AU 4818597 A DE 19781995 C2 DE 19781995 T0 GB 2361082 A ,B GB 2333384 A ,B TW 432294 B US 2002091914 A1 WO 9821684 A2 US 6163838 A US 6212626 B1 US 6385715 B1 ZA 9709601 A	12-10-1999 03-06-1998 03-01-2002 12-08-1999 10-10-2001 21-07-1999 01-05-2001 11-07-2002 22-05-1998 19-12-2000 03-04-2001 07-05-2002 28-04-1999